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DESIGN AND PERFORMANCE ANALYSIS OF A MEDIUM-POWER 
DC-DC CONVERTER 
by A r t h u r  G. B i rchenough.  and Francis Gourash 
Lewis Research Center  
SUMMARY 
The design and performance of an experimental quasi-square-wave dc-dc converter 
compatible with a high-input-voltage pulse-width-modulation inverter is reported. A 
breadboard model, which has a 56-volt (+lo- and -20-percent) dc input with a 200-volt 
(*l-percent) dc output, w a s  built and tested. Power output w a s  1 kilowatt with a con- 
tinuous overload capability of 150 percent. 
These transistors 
offered speed, gain, and saturation characteristics which resulted in high efficiencies. 
Toroidal powdered-metal cores (Ni- 17F3-2Mo) instead of laminated cores were used in 
a low-loss power transformer operating at  the 7 kilohertz carr ier  frequency. An 
integrated-circuit control section and a proportional current drive system also helped 
produce high efficiencies over a broad range of output power, with a peak efficiency of 
92 percent. 
put, and it w a s  almost independent of the input voltage. 
This converter w a s  designed for high reliability by minimization of component 
parts, component derating, inclusion of an overload protection circuit, and by the use of 
circuits which produced no potentially damaging voltage or current spikes. The total 
parts count is less than 100, and the weight of these components is approximately 
6 pounds (2.7 kg) . 
The output stage used transistors in a full-bridge arrangement. 
Efficiency w a s  greater than 87 percent for 150 watts to 1 . 2  kilowatts of out- 
INTRODUCTION 
The conditioned electrical power required for future space missions wil l  increase 
considerably into the multikilowatt range as the missions become more complex and of 
longer duration. The need for more efficient, lighter weight, and more reliable power 
conditioning wi l l  increase. 
E-5319 
This report describes a dc-dc converter designed for  high reliability, high effi- 
ciency, and reduced size and weight. To accomplish these ends, the design features 
include high-frequency operation with as few parts as possible, elimination of critical 
components, a minimum of adjustments, component derating for greater safety mar-  
gins, and the use of low-power integrated circuits. Also, a proportional current drive 
system and a high-efficiency transformer were used in an experimental breadboard 
model which w a s  fabricated and tested to  evaluate the converter design. The experi- 
mental model w a s  rated for a power output of 1 kilowatt and produced a regulated dc 
output of 200 volts (A percent) from an unregulated dc input of 56 volts (+lo and -20 
percent). 
The overall converter design and the operation of the individual circuits a r e  de- 
scribed, and the performance test results a r e  analyzed and evaluated. (A complete 
schematic circuit diagram with its parts list is included in fig. 11 at  the back of the 
report. ) 
PRINCIPLES OF OPERATION 
Design Philosophy 
The converter discussed in this report w a s  designed to be used with a lightweight, 
high-efficiency, pulse-width-modulated inverter rated at approximately 1 kilowatt per 
phase. The inverter was designed for operation without an output transformer, and it 
therefore requires a regulated high-voltage dc input. Existing converters that can be 
used a r e  generally bulky, inefficient, or unreliable (ref. 1). 
In the converter, design, size, weight, efficiency, and reliability were considered 
equally important; therefore, the design w a s  not optimized for  any single quality. The 
circuit configuration is a full-bridge inverter followed by a transformer and rectifier. 
Proportional current drive w a s  used in the output stage which operated at 7 kilohertz. 
The primary advantage of high-frequency power conversion is the reduction in size 
and weight which is possible because of the smaller magnetic components. However, 
high-frequency operation results in increased switching and core losses, so  a compro- 
mise must be made which results in acceptable weight and efficiency. 
Integrated circuits were used in the control section to reduce power consumption 
and to increase the reliability. And, throughout the circuit, only a minimum number 
of parts were used, and these were derated. 
2 
.I1 I 1  1 111 I II I 1  I I I 1.11 1111 1111.111.11.1.111111 I 11111 I I1 I I I 
Quasi-Square-Wave Converter Operation 
Voltage regulation in a quasi-square-wave converter is accomplished by a technique 
similar to phase control in ac regulators. The power output stage, which consists of a 
full-bridge circuit with power transistors, generates a quasi-square-wave ac voltage at 
7 kilohertz by controlling the switching of the power transistors. The duty cycle of the 
quasi-square-wave is varied to regulate the output voltage as the input voltage and load 
vary. 
The half-cycle average value of a quasi-square-waveform is defined by 
where e(t) is the instantaneous voltage and T/2 the half-cycle period. If e(t) is a 
constant equal to E for  part of the period and then equal to  zero for the rest  of the 
half cycle, 
Eave - 1 [.t], t2 = 2 - E A t  
T T/2 1 
where At = t2 - t l  is the time interval that e(t) = E. 
I t- 
This expression indicates that the average value of the periodic voltage is proportional 
to the duty cycle At/T. 
In the converter, the frequency of the quasi-square-wave voltage is fixed, and the 
magnitude of the dc supply voltage varies independently, so that the average value of the 
voltage is controlled by varying At.  During normal operation, t2 is equal to T/2 and 
tl is the variable. Because tl is variable, the bridge output is not a pure square wave 
but is a quasi-square-wave as illustrated in figure 1, curve c .  The base drive voltages, 
for the power transistors of the bridge circuit, required to  produce the quasi-square- 
wave ac voltages a r e  shown in figure 1, curves a and b. 
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Figure 1. - Quasi-square-wave operation. Duty cycle, 67 percent. 
The quasi-square-wave voltage is rectified as illustrated in figure 1 (curve d) and 
is then filtered to remove the ripple. 
age of the quasi-square-wave voltage; that is, 
The dc output voltage is proportional to the aver- 
M kEs A t  'out dc 
where E, is the value of the dc supply voltage and k is a proportionality constant. 
Block Diagram Descr ipt ion 
A block diagram of the dc-dc converter employing quasi-square-wave regulation of 
the output voltage is shown in figure 2. Typical waveforms for the functional circuits 
a r e  illustrated in the diagram, and the operation of the circuits is now discussed. 
Generation of quasi-square-wave. .~ - A timing generator produces a narrow pulse at 
approximately 75-microsecond intervals which set  the basic car r ie r  frequency at 7 kilo- 
hertz (one-half the timing generator repetition rate). 
nized to  produce a ser ies  of rectangular pulses at the timing generator frequency whose 
widths vary from 0 to nearly 75 microseconds depending on input voltage and load. The 
width of the pulses determines the duty cycle. 
The regulator is then synchro- 
Separation of quasi-square-wave into - two-phase _ - _ _  -~ _ . . . _ .__ . .  drive signal. .  - . - A flip-flop is also 
synchronized to the timing generator and produces two square-wave outputs at one-half 
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Figure 2. - Block diagram for d c d c  converter 
the timing generator frequency. These two signals a r e  complements of each other; 
that is, when one output is positive, the other is zero. 
pear as square waves with a 180' phase shift between them. 
are then combined with the quasi-square-wave in a pair of AND gates. These gates have 
a positive output if both the flip-flop signal and the quasi-square-wave a r e  positive. 
Thus, because the square waves a r e  complements, only one gate a t  a time can have a 
positive output. 
at the outputs of the gates as drive signals. 
180'. These two drive waveforms are as shown in figure 1, curves a and b. 
plify the gate output voltages and produce currents sufficient to drive the four power stage 
transistors. More specifically, voltage drive amplifier A operates into a pair of current 
drive amplifier stages which provide the control for the associated pair of power output 
transistor switches. Voltage drive amplifier B, with the same wave shape but phase 
shifted 180°, similarly operates into a second pair of current drive amplifier stages 
which control a second pair of output transistor switches. 
Therefore, the two outputs ap- 
These two square waves 
Signals of the same width as the quasi-square-wave appear alternately 
The signals a r e  identical but phase shifted 
Amplification of drive signal. - The voltage and current drive sections (fig. 2) am- 
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Formation and amplification of quasi-square-wave signal. - In the power output _ _  
stage, the quasi-square-wave signal is formed by controlling a pair of transistor 
switches with each phase of the drive signal. These transistor switches function as a 
double-pole double-throw switch, alternating the polarity of the voltage applied to the 
transformer. To generate the dwell time when there is no output, there is a time when 
none of the transistors are on. A typical quasi-square-output-wave is shown in figure 1 
as the bridge voltage, curve c. The peak voltage is nearly equal to the input voltage, and 
the pulse width is proportional to the duty cycle. 
Step-up of voltage. - The output voltage of the power stage can be increased, or  de- 
creased, to any convenient level by a transformer located within the power output stage, 
which operates at the car r ie r  frequency. This also provides isolation between the input 
and output voltages. 
Rectification of high voltage quasi-square-wave. - - The output of the transformer is 
rectified s o  that the result is a pulsating dc voltage. The peak voltage is proportional to 
the converter input voltage, and the pulse width is equal to the width of the original 
quasi- square-wave signal. 
Filtering. - Filtering the rectified transformer output produces a dc output voltage 
proportional to the product of the converter input voltage and the duty cycle. If the duty 
cycle is changed as the input voltage changes, such that the product is nearly constant, 
the output voltage wil l  be regulated, and, except for the effect of the output impedance, 
it wil l  be independent of load. 
- -  
__ - . - -  ~ - - 
CIRCUIT DESCRIPTION 
Contro l  C i r c u i t  
The operations of carr ier  frequency generation, voltage regulation, current limit, 
and drive signal steering a r e  performed by this section of the circuit. The circuit is 
shown in figure 3 and key waveforms from this circuit are sketched in figure 4. Refer- 
ence 2 describes the operation of the integrated circuits. 
the carr ier  frequency, is generated by a relaxation oscillator consisting of integrated 
circuit NAND gates ICu, IClB, and IClc and components C1 and D1. A NAND 
gate is an element whose output is in the high state if any of its inputs are low, or in the 
low state if all its inputs are high. To start the cycle, assume the outputs of gates 
ICu and IClc are high and IClB is low. The voltage at point A rises as the input 
current of gate IClA discharges C1. When the voltage of point A reaches the thresh- 
The timing pulse, which synchronizes all operations in the converter and determines 
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Figure 4. - Control signal generation. 
old voltage of gate IClA, its output goes down. This causes gates IClB and IClc to 
switch, clamping the input of IClA to ground through D1 and IClc. 
of ICm is now low, its output r ises ,  charging C1 as it rises. Gates IClB and IClc 
then switch and the cycle repeats. Because the charging current from the output of 
IClA is much larger than the discharge current, the pulse (as shown in fig. 4) is very 
narrow, approximately 6 microseconds wide. 
and two resis tors  inside the logic gate IClA, and the threshold voltage of IC1A. The 
frequency varies several percent because of the temperature and supply voltage varia- 
tions, but it does not affect the converter operation noticeably. 
The timing pulse is used in the regulation loop and for drive signal steering. In the 
last application, the pulse, inverted because it is taken from the output of IClB, is 
coupled to a flip-flop (ICSA). The flip-flop changes state with each pulse, and its two 
outputs Q and (see fig. 4) are connected to two NAND gates which steer drive sig- 
nals alternately to voltage drives A and B, 
The output voltage of the converter is determined by the width of the drive signal. 
A drive signal is generated during each cycle of the timing generator. Since the action 
of IC3A directs these drive signals alternately to opposite sides of the power bridge, 
the drive signal width is identical for  both sides and the operation will  be balanced. 
Since the input 
The frequency of oscillation is determined by an RC network, which consists of C1 
a 
The width of the drive signal is determined by the current i fed back from the 
regulation loop. This current charges C2, and the capacitor voltage V c  rises 
linearly to a voltage determined by the zener diode D3. When V c  reaches th i s  volt- 
age, D3 conducts, clamping Vc Transistor Q1 stays on, gen- 
erating a drive signal, until C2 2is discharged through D2 by the timing pulse genera- 
tor. The cycle then repeats. After C2 is discharged, the delay before Q1 again con- 
ducts; therefore, the drive signal width is determined by the magnitude of i, which is 
controlled by the regulator. 
For dc output-voltage regulation, the converter output is connected to the output sense 
points in figure 3. When the output voltage exceeds the level determined by D,, D8, 
D9, R4, and R5, a current flows through the loop and Q2 begins conducting. This 
places a load on T1, since this secondary voltage is rectified by D6 and applied to Q2. 
The primary voltage of T1 is a square wave obtained from flip-flop ICQB through 
ser ies  resistances R2 and R3. As the loading caused by Q2 increases, the primary 
voltage decreases because of the increasing voltage drop of the resistors. As  the 
transformer voltage is reduced, the voltage driving Q3 is reduced. Transistor Q3 
operates as a current source, and reducing its drive reduces i and the drive signal 
width, lowering the converter output voltage. Additional regulation loops may be added 
by adding secondary windings to T1. If this converter is used to drive an inverter, it 
would be necessary to regulate from the inverter output. Figure 5 shows a method of 
accomplishing this without adding more windings to TI. In this case, the dc regulation 
loop would then function as an overvoltage loop to protect the inverter. Also, because 
the dc regulation loop would be faster, it would limit the peak ac output during startup 
o r  load transients. 
2 
2 
and turning on Q1. 
The regulation loop allows isolation between the control signal and the converter. 
T c 
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Figure 5. -Modified regulation circuit .  
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The overcurrent protection is designed to remove the drive signal whenever the instan-. 
taneous collector current of the output transistors exceeds a preset value. If the collec- 
tor current exceeds this value, the voltage, generated by current transformer T6 and 
rectifier D25 (fig. 7) across  R1, will  exceed the threshold of IC4B (fig. 3). A flip- 
flop formed by IC4* and IC4B then changes state removing the drive signal through 
D4. The drive remains off until the timing pulse resets  the flip-flop at the end of the 
cycle. A s  w a s  stated in the expanation of quasi-square-wave regulation, the voltage 
regulation loop functions by controlling the leading edge of the wave tl, whereas the cur- 
rent limit operates on the trailing edge of the drive wave t2. 
c4 
Drive 
Drive Circuit 
r f i o w e r  
h 1 0  stage 
I 
I 
I transistor 
The function of the drive circuit is to amplify the drive signals from the control c i r -  
cuit and to couple them to the power stage transistors. The drive circuit consists of 
two voltage drive sections - one for each drive signal and four current drive sections 
(fig. 2), and one for each power stage transistor. 
bridge, consisting of one voltage and two current drive stages, is shown in figure 6 .  
The drive circuit for one phase of the 
The voltage drive uses a Darlington transistor (Q,) driven from the NAND gate 
(fig. 2). A fast turnoff of the current-drive transistor is accomplished by using a IC2C 
II I signal 
i n >  - - I 
R9 - 
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Figure 7. - Power output bridge stage. 
powdered metal core, which has low permeability, for  T2. The energy stored in the 
core increases as Q4 conducts and this energy is released to provide a turnoff pulse 
for the current drive stages Q6 and Q8 when Q4 turns off. 
The current drive stage utilizes proportional current feedback from a pair of cur- 
rent transformers (T4 and T5). The primary windings of these transformers a r e  con- 
nected in ser ies  with the power transformer as shown in figure 7, and the secondary 
windings drive the base junctions of transistors Qlo and QI2 as illustrated in figure 6 
Transistor Q6 is driven by the voltage drive stage to initiate the current feedback. 
11 
I 
,--- 
When Q4 turns on, Q6 is turned on and a small amount of current is fed to the power 
stage transistor base junction by the voltage drive to s tar t  conduction in that stage. A 
current proportional to the collector current then increases the base current of Qlo to 
hold it saturated. When Q4 turns off, Q6 is forced off and the current feedback from 
T4 flows through D14 instead of through Q6 to Ql0. The turnoff pulse from T2 
also supplies a negative bias to Ql0. This negative bias speeds up the turnoff. 
Each voltage drive controls two current drives, in phase, and each current drive 
controls one power transistor. Only two current transformers a r e  used, in push-pull 
operation, which resets  their cores automatically. 
0 ut p u t Stag e 
i The power output bridge with the input filter L1 and C8, output filter L2 and 
Cl0, and output rectifiers D26 to D29 is shown in figure 7. The output transistors 
form a conventional four element full bridge (ref. 3) with the main current path shown in 
heavy lines. The four diodes D21 to D24 return reactive currents from the power 
transformer to the power supply. In conjunction with capacitors c 6  and C7 they also 
eliminate voltage spikes at the power transistors. 
The power transformer T7 uses a toroidal core wound to minimize stray capaci- 
tance and leakage inductance. The leakage inductance of T7 combined with the switch- 
ing characteristics of the bridge rectifiers D26 to D29 produces voltage spikes at the 
rectifier output that a r e  damped by the resistive-capacitive network R21 and Cg. 
recovery rectifiers are also required to minimize these spikes. 
Fast 
TEST RESULTS 
A breadboard model of the converter w a s  built and tested using bench power supplies 
and a load bank. Also, separate power supplies were used to  power the control and 
voltage drive circuits. Input and output voltage and current measurements were made 
with 1/4-percent accuracy or better meters; therefore, the overall efficiency measure- 
ments are accurate within 1 percent. 
Efficiency 
The overall efficiency of the converter as a function of input voltage and output 
power is plotted in figure 8. The peak measured efficiency w a s  greater than 92 percent 
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Figure 8. - Overall converter efficiency against output power. Output 
voltage, 200 volts. 
at a 600-watt output with a 56-volt input, and it was almost independent of the input volt- 
age. 
less than 2 percent except at very low power outputs. The efficiency shown included all 
the drive, control, and regulator losses, but it did not include low level (15-V) power 
supply losses. It is estimated that these losses would not exceed 2 wat ts  and, therefore, 
would have a negligible effect on the overall efficiency, except at very low output powers. 
This converter was better than 70-percent efficiency at 1-percent rated output, and it 
consumed approximately 1 watt with no load on the output. The approximate losses of the 
major components and subsystems a r e  given in table I for the converter operating with a 
56-volt input and 1-kilowatt load. 
For any input within the +10 to  -20 percent input voltage range, the efficiency varied 
TABLE I .  - MAJOR COMPONENT AND SUBSYSTEM LOSSES 
Component or  subsystem 
Output transformer 
Current drive system 
Output filter inductor 
Output rectifiers 
Output filter resistor-capacitor (R2 1-C9) 
Control and voltage drive 
Wire losses and miscellaneous 
Total 
30 
20 
5 
5 
5 
5 
5 
110 
- 
27.5  
18 
4 . 5  
4. 5 
4 . 5  
4. 5 
4 . 5  
100.0 
13 
Weight 
The total component weight of this converter is only 6 pounds (2.7 kg), and more 
than 60 percent of this weight i s  due to  magnetic items. Consequently, further weight 
gains could be expected, with a decrease in efficiency, if the frequency were increased. 
Table I1 contains the weights of the major components used in the breadboard converter. 
No size or weight estimates were made for a packaged system. 
TABLE 11. - COMPONENT WEIGHTS 
Component or subsystem 
Output transformer 
Output filter inductor 
Current drive system 
Power stage transistors 
Input filter inductor 
Input filter capacitor 
Voltage drive system 
Reactive diodes and rectifiers 
Control circuit 
Total 
Weight 
- 
02 
- 
28 
17 
13 
12 
10 
5 
5 
4 
2 
96 
- 
- 
0.80 
.48 
.37 
.34 
.28 
. 14 
. 14 
. 11 
.06 
2.72 
- 
Percent of 
:otal weight 
29 
18 
14 
13 
10 
5 
5 
4 
2 
100 
- 
Voltage Regulat ion 
Figure 9 illustrates th,e change in duty cycle as a function of load and input voltage. 
The slope of the straight sections of the curves at high output powers i s  determined by 
the open loop output impedence of the converter, which is approximately 6 ohms. At 
low power levels the output filter becomes less effective and the output capacitor tends 
to charge to peak voltage. The duty cycle then decreases further to compensate. 
Voltage regulation was  approximately rtl percent. Transient response, which w a s  
approximately 5 milliseconds for a step increase in load, increased to approximately 
50 milliseconds for a decrease from full load to 1-percent load. This w a s  caused by a 
slight overshoot and the long response time of the resistor-capacitor (R-C) combination 
formed by the load and output capacitor. Response time from full load to half load w a s  
only 1 millisecond. The regulator w a s  stable for all loads, but there w a s  some ringing 
caused by the step changes in load. 
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Figure 9. - Quasi-square-wave regulation characteristics. Variation 
of  duty cycle as function of load and input  voltage. Output voltage, 
200 volts. 
Off - Li mi t Ope rat i on 
The converter would operate and regulate with input voltages up to  150 percent of 
the rated input. But above that, peak ratings of several semiconductors in the circuit 
would be exceeded. Too low an input does not cause any damage as long as the drive 
circuit has full voltage, but the output voltage wi l l  be reduced. 
transistors t o  a 75-ampere peak. This circuit is sufficient to  protect the converter dur- 
ing startup, overload, and short-circuited output. And, output transistor failure is 
prevented even in the event of some types of internal failures. 
An overcurrent circuit w a s  incorporated to  limit the collector current in the output 
Filtering 
Output current ripple waveform into the filter capacitor and load w a s  triangular 
(fig. 1, curve e) with an amplitude of 2 amperes peak-to-peak at 14 kilohertz super- 
imposed on the direct current output. 
w a s  not measured. 
The input ripple wave w a s  of a similar shape but 
DI SCU S SI ON 
Reliability is of prime importance in all aerospace equipment. One approach to 
15 
I 
reliability is the incorporation of protective devices throughout the .system. But such 
designs result in increased complexity and the need for more critical parts. This con- 
verter, using fewer than 100 parts, requires no selected, matched, or precision com- 
ponents and only three variable resistors,  if R4 is used to set the output voltage pre- 
cisely. 
or thick-film circuits could replace most of the discrete components. Power dissipa- 
tion and peak s t ress  in the control and voltage drive sections are very low, contributing 
to long-life expectancy. Total power dissipation in these sections is approximately 
1 watt. Voltages, current, and powers in the current drive and output stages a r e  much 
higher, but the ratings a r e  at least 150 percent of the peak stresses.  
Current drive tends to keep the power output transistors saturated because the 
base current is proportional to the collector current. This protects the power transis- 
to rs  from the high dissipation that would result if they came out of saturation at a high 
current level. Because of the high switching speed of the output transistors, sweepout 
currents (ref. 4) a r e  not required, thereby preventing possible base junction degrada- 
tion. 
Because it is effectively a series connection of transistors,  bridge output circuits in- 
herently reduce the voltage across  the transistors by a factor of 2 ,  but they can, however, 
suffer high peak currents due to  transistor switching characteristics (ref. 3). If one 
pair of transistors is turned on at the same time as, or before, the other pair is turned 
off, a short-circuit path wil l  exist across  the power supply, through these transistors, 
during the switching interval due to the finite turnoff time of all transistors. In this 
circuit, the peak current i (fig. 3) charging C2 is limited, and thus a minimum delay 
is produced before Q1 turns on and begins the drive pulse. If this delay is made greater 
than the turnoff time of the slowest transistor, these short-circuit currents are elim- 
inated. In practice, this minimum delay is not critical and the adjustment made by 
varying R8 could be eliminated. The only effect is a change in the minimum input 
voltage required for full output voltage. 
ber of power transistors required, each with its collector-emitter drop and base drive 
losses. 
drive and collector-emitter losses considerably. 
quired for  this circuit do not exhibit gain or saturation characteristics comparable to 
those of available low-voltage transistors, thereby cancelling most of the possible ad- 
vantages. Also, the power transformer for  the two transistor circuit would have to be 
larger to be equally efficient; thus, the voltage spike problems would be more severe, 
and the reliability would therefore be reduced. 
The control circuit already utilizes several integrated circuits, and hybrid thin- 
The penalty paid for  the reliability of the full-bridge output circuit is the large num- 
The two transistor circuit illustrated in figure 10 would seem to reduce the 
But the higher voltage transistors re-  
The bridge circuit used requires only a very simple transformer with no split or 
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Figure 10. -Two transistor power stage. 
tapped windings. This is an advantage as the winding configuration is very important. 
Stray capacitance and inductance must be minimized for  efficient and reliable operation. 
The transformer used, which had a relatively low permeability core (k  = 205) and op- 
erated at a high flux density of 5 kilogauss (0.5 tesla), attained a high efficiency with low 
weight because of the low core loss and toroidal winding. Also, because of the non- 
square loop core characteristics, accurate balancing was  not required to prevent satu- 
ration. 
The proportional current drive system w a s  also necessary to achieve the high ef- 
ficiencies, especially at low output levels, because the drive power is nearly propor- 
tional to the collector current. In a nonproportional drive system, the drive power is 
nearly constant, but does increase at low levels of output power because of decreased 
base to emitter voltage drop. And the transistor switching speed is reduced at low col- 
lector currents because of the constant drive current building up an excessive amount of 
stored charge in the base region. This reduced switching speed also generally increases 
switching losses. In the system used in the converter, the control and voltage drive cir-  
cuits account for much of the loss at very low-power levels, and collector-emitter dis- 
sipation accounts for most of the power loss at high-power levels. Larger output trans- 
formers  and filters alone could extend the high power range slightly with good efficiency, 
but for good gain and saturation characteristics and increased reliability, the power 
transistors should be operated at less than one-half of their peak current ratings. 
Therefore, paralleled transistors would be required for greatly increased power output. 
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CONCLUDING REMARKS 
It was  shown that high-performance medium power dc-dc converters could be built 
utilizing readily available components and relatively simple circuitry. 
The efficiency w a s  high and nearly constant over a broad operating range. It held 
above 87 percent from 150 watts to 1 . 2  kilowatts output with the input varying from 44 .8  
to  6 1 . 6  volts. Peak measured efficiency w a s  greater than 92 percent at 600 wat t s  and 
only dropped to 70 percent at 1 percent of rated output. Standby o r  no load power con- 
sumption w a s  approximately 1 watt. 
Electrical component weight w a s  6 pounds ( 2 . 7  kg). Nearly 60 percent of the weight 
is concentrated in the magnetic components. It is believed that these parts could be 
optimized for a specific mission. This optimization would reduce the efficiency slightly 
for a weight reduction of up to 25 percent. 
sive use of integrated circuits, which also reduced the power consumption. Voltage 
regulation w a s  51 percent from no load to full load for rated input voltage. Overload 
protection w a s  included, and the input voltage could increase to 150 percent of rated in- 
put with complete regulation and no damage. 
Most of the magnetic components used powdered-metal cores (Ni- 17Fe-2Mo). The 
efficient performance of this converter w a s  largely attributable to these cores. Core 
loss w a s  very low, and their nonsquare-loop characteristics eliminated the need for 
balancing the circuit. 
The quasi-square-wave regulation and control circuit w a s  simplified by the exten- 
Lewis Research Center, 
National Aeronautics and Space Admini strati  on, 
Cleveland, Ohio, October 28, 1969, 
120-27. 
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Description 
0.005 pF, 6W V, ceramic 
10 vF, 25 V dc, tantalum 
3 pF, 2W V, metalized paper 
2450 pF, 75 V, electrolytic 
0. W47 pF, 600 V. polystyrene 
Depends on use (lWpF, 400 V used 
40 mA, 175 V 
400 mW. 6.2 V 
1.8 A, 2W V bridge rectifier 
400 mW, 68 V 
1A. 6 W V  
10 w, 18 v 
10A. 50V 
10 W, 6.2 V 
12 A, 400 V, fast recovery 
12 A, 6W V, fast recovery 
Quad input gate 
Dual J-K flip-flop 
%A, M p H  
10 A, 3.2 mH 
D.5A. 50V 
D 10 
12 +- 
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Figure 11. -Converter 
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Description 
I A ,  9 0 V  
7 A, 80 V, Darlington 
25A.  1WV 
9 0 A .  14OV 
5M) R. 0.5 W, variable 
18W 52, 0.5 W 
22 ooo n, 0.5 w 
loo04 0.5W 
3 3 W Q  0.5W 
lOOaaQ 0.5W. variable 
lXIQ 0.5W 
47 Q 0.5 w 
l@IQ 0.5W 
15 Q, 10 W, tapped at 7.5 R 
lMQ, 3w 
Control transformer, 1:l:l 
Drive transformer, 3:l:l 
Drive transformer, 1:8.5:8.5 
Current transformer. 5XG1 
Output transformer, 5.51 
l O o o o Q ,  0.5w 
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